The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2003 vol. 20)
ISSN: 0740-7475
pp: 8-16
Paul G. Ryan , Intel
Kee Sup Kim , Intel
<p><div><em>Editor's note: </em></div>At-speed testing is undoubtedly critical for designs such as high-performance microprocessors. But how much of a role can structural delay testing play in testing these designs? Are speed problems caused by manufacturing variations or random defects? The authors answer these questions, using their testing experience at Intel.<div><em>—Kwang-Ting Cheng, University of California, Santa Barbara</em></div></p>
Paul G. Ryan, Kee Sup Kim, Subhasish Mitra, "Delay Defect Characteristics and Testing Strategies", IEEE Design & Test of Computers, vol. 20, no. , pp. 8-16, September/October 2003, doi:10.1109/MDT.2003.1232251
91 ms
(Ver 3.3 (11022016))