The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2003 vol. 20)
ISSN: 0740-7475
pp: 32-39
Yervant Zorian , Virage Logic
Paolo Prinetto , Politecnico di Torino
Alfredo Benso , Politecnico di Torino
Stefano Di Carlo , Politecnico di Torino
<p>HD2BIST?a complete hierarchical framework for BIST scheduling, data-patterns delivery, and diagnosis of complex systems?maximizes and simplifies the reuse of built-in test architectures. HD2BIST optimizes flexibility for chip designers planning an overall SoC test strategy by defining a test access method that provides direct virtual access to each core of the system.</p>
Yervant Zorian, Paolo Prinetto, Alfredo Benso, Stefano Di Carlo, "A Hierarchical Infrastructure for SoC Test Management", IEEE Design & Test of Computers, vol. 20, no. , pp. 32-39, July/August 2003, doi:10.1109/MDT.2003.1214350
97 ms
(Ver 3.3 (11022016))