Issue No. 03 - May/June (2003 vol. 20)
Rajendran Panda , Motorola, Austin
Savithri Sundareswaran , Motorola, Austin
David Blaauw , University of Michigan, Ann Arbor
<p><em>Editor?s note:</em><div>Although it is tempting to think of the power grid as an independent medium of the transfer of energy from the package to the devices in the IC, some second-order technology-related effects can sometimes cause unforeseen problems. This article focuses especially on the relationship of the power delivery system to the silicon substrate properties, and shows how a low-impedance substrate can make a substantial difference in the noise generated by the power grid.</div><div>--Sani R. Nassif, IBM Austin Research Laboratory</div></p>
D. Blaauw, R. Panda and S. Sundareswaran, "Impact of Low-Impedance Substrate on Power Supply Integrity," in IEEE Design & Test of Computers, vol. 20, no. , pp. 16-22, 2003.