The Community for Technology Leaders
Green Image
Issue No. 02 - March/April (2003 vol. 20)
ISSN: 0740-7475
pp: 48-55
Jing-Yang Jou , National Chiao Tung University
Chien-Nan Jimmy Liu , National Chiao Tung University
I-Ling Chen , National Chiao Tung University
ABSTRACT
<p>This technique reduces the number of required functional patterns by first defining conditions for hard-to-control (HTC) code in a hardware-description-language design and then using an algorithm to detect such code automatically. A second algorithm eliminates these HTC points by selecting a minimum number of nodes for control point insertion.</p>
INDEX TERMS
CITATION
Jing-Yang Jou, Chien-Nan Jimmy Liu, I-Ling Chen, "A Design-for-Verification Technique for Functional Pattern Reduction", IEEE Design & Test of Computers, vol. 20, no. , pp. 48-55, March/April 2003, doi:10.1109/MDT.2003.1188262
100 ms
(Ver )