Issue No. 06 - November/December (2002 vol. 19)
<p>This methodology extracts the regularity of data path blocks from their HDL descriptions and preserves it throughout the synthesis process. By automating various design steps, the methodology significantly improves design productivity and achieves designs comparable in terms of delay and size to manually designed circuits. </p>
R. Gupta and A. Chowdhary, "A Methodology for Synthesis of Data Path Circuitse," in IEEE Design & Test of Computers, vol. 19, no. , pp. 90-100, 2002.