The Community for Technology Leaders
Green Image
ABSTRACT
<p>This SoC infrastructure core is a flexible, scalable, and highly accurate embedded time interval analyzer (ETIA), used to measure a variety of timing-related SoC characteristics, including jitter. The ETIA requires little design and area overhead and performs accurately under process and environment variation and noise.</p>
INDEX TERMS
CITATION
Sassan Tabatabaei, André Ivanov, "Embedded Timing Analysis: A SoC Infrastructure", IEEE Design & Test of Computers, vol. 19, no. , pp. 24-36, May/June 2002, doi:10.1109/MDT.2002.1003786
106 ms
(Ver )