The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (2001 vol. 18)
ISSN: 0740-7475
pp: 12-22
<p>Addressing fundamental challenges to designing high-performance ICs in nanometer-scale technologies, the authors advocate a flexible approach to limiting both dynamic and static power. They recommend global-signaling strategies to curb communication power requirements and thermal management techniques to ease the burden on packaging.</p>
Himanshu Kaul, Dennis Sylvester, "Power-Driven Challenges in Nanometer Design", IEEE Design & Test of Computers, vol. 18, no. , pp. 12-22, November/December 2001, doi:10.1109/54.970420
90 ms
(Ver 3.3 (11022016))