The Community for Technology Leaders
Green Image
ABSTRACT
<p>This article presents an online and offline built-in self-test architecture implemented as an SRAM intellectual-property core for telecommunication applications. The architecture combines fault-latency reduction, code-based fault detection, and architecture-based fault avoidance to meet reliability constraints.</p>
INDEX TERMS
CITATION
Paolo Prinetto, Silvia Chiusano, Monica Lobetti Bondoni, Alfredo Benso, Giorgio Di Natale, "Online and Offline BIST in IP-Core Design", IEEE Design & Test of Computers, vol. 18, no. , pp. 92-99, September/October 2001, doi:10.1109/54.953276
105 ms
(Ver 3.1 (10032016))