The Community for Technology Leaders
Green Image
ABSTRACT
The author explores applying formal Boolean equivalence verification to the RTL design flow, and introduces an effective equivalence-checking usage model that ensures optimal benefits in an RTL static sign-off methodology.
INDEX TERMS
CITATION

H. Foster, "Applied Boolean Equivalence Verification and RTL Static Sign-Off," in IEEE Design & Test of Computers, vol. 18, no. , pp. 6-15, 2001.
doi:10.1109/54.936244
94 ms
(Ver 3.3 (11022016))