The Community for Technology Leaders
Green Image
Issue No. 03 - July-September (2000 vol. 17)
ISSN: 0740-7475
pp: 34-42
<p>This article presents a method for inserting test logic at the behavioral level of a VHDL design description. The method is easy to use, and in most cases it requires lower area overhead than classical scan insertion methods.</p>
Hérvé Fleury, Chouki Aktouf, Chantal Robach, "Inserting Scan at the Behavioral Level", IEEE Design & Test of Computers, vol. 17, no. , pp. 34-42, July-September 2000, doi:10.1109/54.867892
88 ms
(Ver 3.3 (11022016))