Issue No. 03 - July-September (1998 vol. 15)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.706039
Time to market demands for the PowerPC 750 microprocessor require new test strategy approaches to improving the product test quality, reliability, and debug process. The total time to market includes not just the design cycle time to the initial tapeout, but also the productization time. Strong debug support and silicon verification are key to reducing the time to market. A test suite with high test effectiveness must be prepared before initial parts are available to minimize debug efforts on defective silicon. The implementation of the design for test and debug features also must be balanced with requirements for processor performance. The PowerPC 750 test strategy includes enhanced or new design for test features and improved test generation and debug processes
Microprocessor Test, Design for Test, LSSD, Silicon Verification
C. Pyron, J. Golab and J. Prado, "Test Strategy for the PowerPC 750 Microprocessor," in IEEE Design & Test of Computers, vol. 15, no. , pp. 90-97, 1998.