Issue No. 04 - October-December (1997 vol. 14)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.632880
Current chips and "systems-on-chips" (SOCs) consist of a number of interacting library components (or cores) expressed in VHDL, Verilog, or other HDLs. Simulation-based HDLs, intended for capturing low-level functionality and timing, may not be ideal for a design methodology that includes inter-component communication protocol design (e.g., deadlock, starvation), architecture selection, integration and test, where timing abstraction and the capability to include real-time dependencies may be the preferred goals. Formal methods may be utilized at the system level to study the abstracted temporal and functional interactions between various RTL (and other) cores (whose actual structure and behavior can be hidden) as part of the design methodology. We describe the role of temporal abstraction in system-on-chip design, and describe its benefits vis-a-vis traditional approaches. Our methodology allows inclusion of of new and legacy components that can be both electronic and mechanical in nature.
Core interfaces, interface design, legacy cores, timing abstraction, system-level description languages
V. K. Madisetti and L. Shen, "Interface Design for Core-Based Systems," in IEEE Design & Test of Computers, vol. 14, no. , pp. 42-51, 1997.