Issue No. 04 - October-December (1997 vol. 14)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.632878
IBM's experience with core based designs and the methodology support required for system on a chip (SOC) designs is discussed. An overview of the different styles of SOC designs used in the industry today, the tradeoffs made when cores were designed, the ASIC design process used, and a prototype hardware software cosimulation system developed for the IBM PowerPC (tm) core are also described. Actual SOC designs created using these methods and implemented in a 0.36 micron technology will be referenced to illustrate specific points. The designs include two ASICs with embedded peripheral component interface (PCI) cores, an ASIC containing both an embedded PowerPC microprocessor and a mixed signal memory controller core, and an ASIC containing a RAMDAC core.
System on a chip, design environments, core-based design
M. T. Trick, A. M. Rincon, J. A. Monzel, D. R. Stauffer and C. Cherichetti, "Core Design and System-on-a-Chip Integration," in IEEE Design & Test of Computers, vol. 14, no. , pp. 26-35, 1997.