Issue No. 02 - Summer (1995 vol. 12)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.386001
<p>The goal of test synthesis is to create a circuit which is completely testable under a design-for-test (DFT) methodology while meeting performance and area requirements. It includes such steps as testability design rule checking and automated repair of identified violations. Potential violations include clock and asynchronous circuitry which do not operate in a manner consistent with the chosen methodology and tools.</p> <p>This article discusses the concept of test synthesis constraints, which embody the conditions under which the circuit must operate in order to be fully testable. Based on these constraints, the network is transformed to repair corresponding rule violations using algorithms similar to those of automatic test pattern generation.</p> <p>The design process is optimized by incorporating test synthesis into front-end design synthesis. Treating test and test logic early in the design reduces rework and allows performance and area tradeoffs to be investigated effectively.</p> <p>Results produced by a prototype implementation indicate that test logic can be inserted into a network with very little performance or area overhead.</p>
test synthesis constraints, design for test, automatic rule violation repair
H. Cox, "Synthesizing Circuits with Implicit Testability Constraints," in IEEE Design & Test of Computers, vol. 12, no. , pp. 16-23, 1995.