Issue No. 01 - January/March (1994 vol. 11)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.262319
<p>To use simulation for design verification, designers need a confidence measure for a given set of simulation patterns, specifically for cases in which only a subset of the possible patterns is used. The authors derive a measure of design verification coverage based on the number of design errors detected in a theoretical analysis of a circuit. To verify the theoretical analysis, they simulate errors and compare the results.</p>
S. A. Szygenda and S. Kang, "Design Validation: Comparing Theoretical and Empirical Results of Design Error Modeling," in IEEE Design & Test of Computers, vol. 11, no. , pp. 18-26, 1994.