The Community for Technology Leaders
Green Image
ABSTRACT
<p>For pt.1 see ibid., vol.10, no.1, p.73-82 (1993). The hardware structures and tools used to implement built-in self-test (BIST) pattern generation and response analysis concepts are reviewed. The authors describe testing approaches for general and structured logic, including ROMs, RAMs, and PLAs. They illustrate BIST techniques with real-world examples.</p>
INDEX TERMS
CITATION
Vishwani D. Agrawal, Charles R. Kime, Kewal K. Saluja, "A Tutorial on Built-In Self-Test, Part 2: Applications", IEEE Design & Test of Computers, vol. 10, no. , pp. 69-77, April/June 1993, doi:10.1109/54.211530
99 ms
(Ver 3.1 (10032016))