Issue No. 02 - April/June (1993 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.211530
<p>For pt.1 see ibid., vol.10, no.1, p.73-82 (1993). The hardware structures and tools used to implement built-in self-test (BIST) pattern generation and response analysis concepts are reviewed. The authors describe testing approaches for general and structured logic, including ROMs, RAMs, and PLAs. They illustrate BIST techniques with real-world examples.</p>
V. D. Agrawal, C. R. Kime and K. K. Saluja, "A Tutorial on Built-In Self-Test, Part 2: Applications," in IEEE Design & Test of Computers, vol. 10, no. , pp. 69-77, 1993.