The Community for Technology Leaders
Green Image
<p>A delay test method that allows any sequential-circuit test generation program to produce path delay tests for nonscan circuits is presented. Using this method, a given path is tested by augmenting the netlist model of the circuit with a logic block, in which testing for a certain single stuck-at fault is equivalent to testing for a path delay fault. The test sequence for the stuck-at fault performs all the necessary delay fault test functions: initialization, path activation, and fault propagation. Results on benchmarks are presented for nonscan and scan/hold modes of testing.</p>
Prathima Agrawal, Vishwani Agrawal, Sharad Seth, "Generating Tests for Delay Faults in Nonscan Circuits", IEEE Design & Test of Computers, vol. 10, no. , pp. 20-28, January/March 1993, doi:10.1109/54.199801
101 ms
(Ver 3.1 (10032016))