Issue No. 01 - January/March (1993 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.199800
<p>It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing reliability, is presented.</p>
M. Inoue, T. Yamada and A. Fujiwara, "A New Testing Acceleration Chip for Low-Cost Memory Tests," in IEEE Design & Test of Computers, vol. 10, no. , pp. 15-19, 1993.