The Community for Technology Leaders
Green Image
Issue No. 03 - July/September (1991 vol. 8)
ISSN: 0740-7475
pp: 31-35
ABSTRACT
<p>Built-in self-test circuitry that is active only during testing is described. The benefit of these types of circuits is that defects that are not uncovered within the test circuitry will not contribute to failures in the host's ICs. Thus, the overall reliability of the IC in its targeted application should increase. Also, since the test circuitry is inactive, there will be less overall power consumption. Layout issues, simulation models, and interface/isolation considerations are discussed. Some general design guidelines are given.</p>
INDEX TERMS
CITATION
Paul S. Levy, "Designing in Power-Down Test Circuits", IEEE Design & Test of Computers, vol. 8, no. , pp. 31-35, July/September 1991, doi:10.1109/54.84241
101 ms
(Ver 3.1 (10032016))