Issue No. 01 - January/March (1991 vol. 8)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.75664
<p>A new approach to the design of microprocessor-based failsafe systems for railways that was used to design the FIRM architecture is described. The approach involves assigning appropriate levels of safety to system functions, depending on how critical they are, instead of using the same safety standard for all functions. The FIRM (short for failsafe interlocking system for railways using microprocessors) architecture uses a pair of processors that operate in a see-saw mode, with one or more pairs kept on standby. The installation and testing of an engineering prototype of the architecture that was fabricated for Indian Railways are discussed.</p>
M. Verma and V. Chandra, "A Fail-Safe Interlocking System for Railways," in IEEE Design & Test of Computers, vol. 8, no. , pp. 58-66, 1991.