Issue No. 03 - May/June (1990 vol. 7)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.56466
<p>Modeling conventions and VHDL (VHSIC hardware description language) library techniques for transparently mapping between multivalued logic systems without modifying the model itself is described. Using these conventions and the VHDL library system, designers can choose any logic system compatible with the models and use if for simulation. Also described are some of the requirements the multivalued logic systems must satisfy.</p>
J. E. DeGroat, "Transparent Logic Modeling in VHDL," in IEEE Design & Test of Computers, vol. 7, no. , pp. 42-48, 1990.