The Community for Technology Leaders
Green Image
<p>The authors describe the successful postlayout verification of the WE DSP32 digital signal processor and the application of advanced CAD (computer-aided design) tools. The development work culminated in the smooth transfer of the DSP32 design into high-volume production. During this period, the authors were able to diagnose and repair hundreds of design errors. They also caught errors in the test-vector software and fixed them before first silicon. They estimate that their verification work saved the DSP32 project a year of silicon debugging. In addition, the authors were able to enhance the CAD tools themselves.</p>
Laurence E. Bays, Chin-Fu Chen, Evelyn M. Fields, Renato N. Gadenz, W. Patrick Hays, Howard S. Moscovitz, Thomas G. Szymanski, "Post-Layout Verification of the WE DSP32 Digital Signal Processor", IEEE Design & Test of Computers, vol. 6, no. , pp. 56-66, January/February 1989, doi:10.1109/54.20390
83 ms
(Ver 3.3 (11022016))