Issue No. 05 - September/October (1988 vol. 5)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.7980
<p>Presents a novel approach for automating the timing design of interfaces between VLSI chips in microcomputer systems. The Prolog-based expert system, called TDS (for timing design system), incorporates the heuristic knowledge of the hardware designer. TDS is a rule-based system that interprets the specification sheets of VLSI chips and can synthesize, diagnose, and verify timing charts at the expert's level. The system uses a functional model based on timing specifications, not the structural information. TDS can model other interfaces that are based on timing specifications, such as standard bus interfaces.</p>
R. Rastogi, K. Kawamura and A. Kara, "An Expert System to Automate Timing Design," in IEEE Design & Test of Computers, vol. 5, no. , pp. 28-40, 1988.