Issue No. 04 - July/August (1988 vol. 5)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.7966
<p>A framework is presented for evaluating methods of testing programmable logic arrays (PLAs), and the attributes of 25 test design methodologies are tabulated. PLA testing problems are first examined, and several test-generation algorithms are briefly described. Techniques for designing testable designs are examined, namely, special coding, parity checking, signature analysis, divide and conquer, and fully testable PLAs. The attributes that make a good testable design are then discussed. They fall into four categories: (1) testability characteristics; (2) effect on original design; (3) requirements of the application environment; and (4) design costs, i.e. how difficult it is to implement the technique.</p>
M. A. Breuer and X. Zhu, "Analysis of Testable PLA Designs," in IEEE Design & Test of Computers, vol. 5, no. , pp. 14-28, 1988.