Issue No. 02 - March/April (1988 vol. 5)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.2032
<p>In this scan design methodology, only selected faults are targeted for detection. These faults are those not detected by the designer's functional vectors. The test generator decides exactly which flip-flops should be scanned using one of two methods. In the first method, all possible tests are generated for each target fault, and the set of tests requiring the fewest flip-flops is selected. In the second method, only one test is generated for each fault, and the use of flip-flops is avoided as much as possible during test generation. Examples of actual VLSI circuits show a savings of at least a 40% in full-scan overhead.</p>
T. Sheng Lin, V. D. Agrawal, K. Cheng and D. D. Johnson, "Designing Circuits with Partial Scan," in IEEE Design & Test of Computers, vol. 5, no. , pp. 8-15, 1988.