Issue No. 01 - January/February (1988 vol. 5)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.667
<p>VLSI circuits have made gate-level modeling of large-scale systems impractical. Chip-level modeling offers an alternative approach to model development that still represents timing accurately. The authors examine this approach to modeling and the use of hardware description languages (HDLs) to achieve the desired accuracy. The characteristics of chip-level models are reviewed and sample models are presented. HDL code for each model is given to illustrate its use. Fault modeling in a chip level is examined.</p>
J. Armstrong, "Chip-Level Modeling with HDLs," in IEEE Design & Test of Computers, vol. 5, no. , pp. 8-18, 1988.