This index covers all technical items that appeared in this periodical during 1987, and items from previous years that were commented upon or corrected in 1987.

The Author Index contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The Subject Index contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for the exact title, coauthors, and comments/corrections.
J
Jagadish, H. V., see Agrawal, Prathima, DT-M Oct 8728-36
Jezouin, J., see Najjar, W., DT-M Dec 8741-44

K
Kang, Steve, Guest Ed. Introduction to special issue on physical design of microprocessors; DT-M Jun 8710-11
Katz, Randy H., Rajiv Bhatia, Ellis E-Li Chang, David Gedye, and Vony Trijanto. Design version management; DT-M Feb 87 12-22
Kaufman, Katie, see Miczo, Alexander, DT-M Apr 8746-54
Kinoshita, Kozo, see Saluja, Kewal K., DT-M Apr 8742-51
Kitazawa, H., see Ueda, K., DT-M Jan 8719-21
Kleeman, Lindsay, and Antonio Cantoni. Metastable behavior in digital systems; DT-M Dec 874-19
Kramer, Randall Testing mixed-signal devices; DT-M Apr 8712-20
Krishnakumar, A., see Agrawal, Prathima, DT-M Oct 8728-36
Kuo, Sy-Yen, and W. Kent Fuchs. Efficient spare allocation for reconfigurable arrays; DT-M Feb 8724-31

L
Lewis, Kelvin W., see Chao, Hu H., DT-M Jun 8732-40
Lindbloom, Eric, see Waicukauski, John A., DT-M Apr 8732-38
Liu, Dick L., and Edward J. McCluskey. Designing CMOS circuits for switch-level testability; DT-M Aug 8742-49
Lowenstein, Al. D&T Standards—Work on a test vector language; DT-M Dec 8745

M
McCluskey, Edward. Computer Society has it backwards (D&T Forum) (Ltr); DT-M Feb 87 6-7.
Comments by Peatman, John B., DT-M Jun 874
McCluskey, Edward J., see Liu, Dick L., DT-M Aug 8742-49
McCormick, Peter E., see Chao, Hu H., DT-M Jun 8732-40
Medve, Thomas J., see Chao, Hu H., DT-M Jun 8732-40
Miczo, Alexander, Dipi Mohapatra, Scott Perkins, Katie Kaufman, and Ken Huang. The effects of modeling on simulator performance; DT-M Apr 8746-54
Mohapatra, Dipi, see Miczo, Alexander, DT-M Apr 8746-54

N
Nagatani, Mitsuyoshi, see Horiguchi, Shoji, DT-M Jun 8752-58
Najjar, W., J.-L. Jezouin, and J.-L. Gaudiot. Parallel discrete-event simulation (Corresp.); DT-M Dec 8741-44

O
Ong, Shauchi, see Chao, Hu H., DT-M Jun 8732-40

P
Peatman, John B. Comments on 'Computer Society has it backwards' (D&T Forum) by E. McCluskey, E.: DT-M Jun 874
Perkins, Scott, see Miczo, Alexander, DT-M Apr 8746-54
Pfister, Gregory F., see Darema, Frederica, DT-M Oct 8719-27

R
Rajski, Janusz, and Vinod K. Agaral. Testing and applications of inverter-free PLAs; DT-M Dec 8722-29
Reddy, Sudhakar M., and R. Dandapani. Scan design using standard flip-flops (Corresp.); DT-M Feb 8752-4
Rogers, Edwin, see Ryan, Thomas, DT-M Oct 8738-45
Rosen, Barry K., see Waicukauski, John A., DT-M Apr 8732-38
Ryan, Thomas, and Edwin Rogers. An ISMA Lee router accelerator; DT-M Oct 8738-45
Satre, Walter I., see Barber, Mark R., DT-M Apr 8722-30
Shih, Feng-Hsien W., see Chao, Hu H., DT-M Jun 8732-40
Sng, Siew H., see Saluja, Kewal K., DT-M Feb 8742-51
Starke, C. W., see Williams, Thomas W., DT-M Apr 8739-45

T
Tang, Jeffrey Yuh-Fong, see Chao, Hu H., DT-M Jun 8732-40
Taschiouglou, Kemon. Review of 'Strategies for Electronics Test' (Pynn, C.; 1986); DT-M Jun 8770-71
Tham, Kit Yoke, Guest Ed. Parallel processing for CAD applications (Special issue intro.); DT-M Oct 8713-17
Thomas, Donald, Guest Ed. Introduction to special issue on design automation; DT-M Feb 87 10-11
Trempe, Cynthia A., see Chao, Hu H., DT-M Jun 8732-40
Trijanto, Vony, see Katz, Randy H., DT-M Feb 8712-22
Tsai, Mon Yen, see Chao, Hu H., DT-M Jun 8732-40
Tutundjian, Raffi, see Agrawal, Prathima, DT-M Oct 8728-36

U
Ueda, K., H. Kitazawa, T. Adachi, and I. Harada. Top-down layout for hierarchical custom design; DT-M Dec 8719-21

W
Watanabe, Hiroyuki, and Bryan Ackland. Flute: An expert floorplanner for full-custom VLSI design; DT-M Feb 8732-41
Williams, Thomas W., W. Deehn, M. Gruetzner, and C. W. Starke. Aliasing errors in signature analysis registers; DT-M Apr 8739-45

Y
Yoshimura, Hiroshi, see Horiguchi, Shoji, DT-M Jun 8752-58
Yu, Hwa Nien, see Chao, Hu H., DT-M Jun 8732-40

Z
Zasio, John J. Comments on review of 'Logic Design Principles with Emphasis on Testable Semicustom Circuits' by John P. Uyemura; DT-M Feb 8776-77 (Original review, Aug 86 76-77)

SUBJECT INDEX

A
Array processing
efficient spare-memory allocation algorithms for reconfigurable VLSI arrays. Kuo, Sy-Yen, + , DT-M Feb 8724-31

Automatic testing

B
Bibliographies
books on digital testing, DT-M Aug 8753-54
Bit synchronization; cf. Synchronization
Book reviews
A Practical Introduction to the New Logic Symbols (Krampel, I.; 1985). Anderson, Ken, DT-M Feb 8771
Built-in testing; cf. Self-testing

+ Check author entry for coauthors
† Check author entry for subsequent corrections/comments
IEEE Computer Society

proposal to change IEEE Computer Society publications’ practice for use of standard logic symbols to comply with IEEE standard (D&T Forum). McCluskey, Edward, DT-M Feb 87 6-7.†

Test Technology Technical Committee; historical milestones. DT-M Aug 87 50-52

IEEE publications

proposal to change IEEE Computer Society publications’ practice for use of standard logic symbols to comply with IEEE standard (D&T Forum). McCluskey, Edward, DT-M Feb 87 6-7.†

Integrated-circuit design; cf. Layout, integrated circuits; Yield optimization

Integrated-circuit testing


roundtable discussion on future of high-performance testers. DT-M Feb 87 55-59

switch-level modeling and testing (special issue). DT-M Aug 87 15-49

test technology (special issue). DT-M Apr 87 4-54

testing mixed voice/data devices for ISDN. Kramer, Randall, DT-M Apr 87 12-20

timing accuracy concerns of current VLSI testers due to transmission-line mismatches. Barber, Mark R., +, DT-M Apr 87 22-30

Integrated-circuit testing; cf. Digital system testing; Memory testing

Microprocessor testing

Integrated circuits; cf. CMOS integrated circuits; Microprocessors; MOS integrated circuits; Very large-scale integration

Integrated services digital networks

testing mixed voice/data devices for ISDN. Kramer, Randall, DT-M Apr 87 12-20

Interconnections, integrated circuits; cf. Layout, integrated circuits

ISDN; cf. Integrated services digital networks

L

Large-scale integration; cf. Very large-scale integration

Layout, integrated circuits

dedicated 32-bit processors for communication systems. Horiguchi, Shoji, +, DT-M Jun 87 52-58

Flute, expert floor planner for full-custom VLSI design. Watanabe, Hiroyuki, +, DT-M Feb 87 32-41


iterative state-machine array (ISMA) for accelerated routing of VLSI circuits. Ryan, Thomas, +, DT-M Oct 87 38-45

multipurpose parallelism for VLSI CAD on RP3 system. Darema, Frederick, +, DT-M Oct 87 19-27

top-down layout for hierarchical custom VLSI design. Ueda, K., +, DT-M Dec 87 19-21

using CAD tools in design of CRISP microprocessor, 32-bit RISC microprocessor using over 170,000 transistors in 1.75-μm technology. Ditzel, David R., +, DT-M Jun 87 21-31

Logic arrays; cf. Programmable logic arrays

Logic circuit testing

alising errors in signature analysis registers of self-testing networks. Williams, Thomas W., +, DT-M Apr 87 39-45

delay-fault testing of VLSI chips using transition fault simulation. Waciakauski, John A., +, DT-M Apr 87 32-38

designing CMOS circuits for switch-level testability. Liu, Dick L., +, DT-M Aug 87 42-49

inverter-free PLA testing and applications. Rajski, Janusz, +, DT-M Dec 87 22-59

multilevel simulator performance; effect of using behavioral modeling capabilities for gate-level capabilities. Mikco, Alexander, +, DT-M Apr 87 46-54

scan design for sequential circuits using standard flip-flops. Reddy, Sudhakar M., +, DT-M Dec 87 52-54

test and maintenance bus interoperability (D&T Standards). Avra, LaNae, DT-M Aug 87 60

test technology (special issue). DT-M Apr 87 4-54

Logic circuit testing; cf. Digital system testing

Logic circuits

metastable behavior in digital systems. Kleeman, Lindsay, +, DT-M Dec 87 4-19

Logic circuits; cf. CMOS integrated circuits; Flip-flops; MOS integrated circuits

Logic design

comments on review of Logic Design Principles with Emphasis on
M

Maintenance
test and maintenance bus interoperability (D&T Standards). Avra, LaNae, DT-M Aug 87 60
Memories cf. Random-access memories
Memory fault tolerance
efficient spare-memory allocation algorithms for reconfigurable VLSI arrays. Kuo, Sy-Yen, + , DT-M Feb 87 24-31
Memory testing
built-in self-testing RAM design using area-economical approach. Saluja, Kewal K., + , DT-M Feb 87 42-51

Microprocessor testing
Microprocessors
dedicated 32-bit processors for communication systems. Horiguchi, Shoji, + , DT-M Jun 87 52-58
MARS, multiprocessor-based microprogrammable accelerator for rapid simulation. Agrawal, Prathima, + , DT-M Oct 87 28-36
Micro/370 design and verification; 32-b processor implementing 102 System/370 instructions and emulating others. Chao, Hu H., + , DT-M Jun 87 32-40
physical design of microprocessors (special issue). DT-M Jun 87 10-58
using CAD tools in design of CRISP microprocessor, 32-b RISC microprocessor using over 170,000 transistors in 1.75-μm technology. Ditzel, David R., + , DT-M Jun 87 21-31

Microprogramming
MARS, multiprocessor-based microprogrammable accelerator for rapid simulation. Agrawal, Prathima, + , DT-M Oct 87 28-36
Modeling/simulation
multilevel simulator performance; effect of using behavioral modeling capabilities for gate-level capabilities. Miczo, Alexander, + , DT-M Apr 87 46-54
parallel discrete-event simulation based on detection of causality relations among events. Nagiar, W., + , D-TM Dec 87 41-44
switch-level modeling and testing (special issue). DT-M Aug 87 15-49
switch-level modeling for MOS VLSI circuits; survey of algorithms. Bryant, Randall E., DT-M Aug 87 26-40
switch-level modeling for MOS VLSI circuits; tutorial. Hayes, John P., DT-M Aug 87 18-25

MOS integrated circuits
switch-level modeling and testing (special issue). DT-M Aug 87 15-49
switch-level modeling for MOS VLSI circuits; survey of algorithms. Bryant, Randall E., DT-M Aug 87 26-40
switch-level modeling for MOS VLSI circuits; tutorial. Hayes, John P., DT-M Aug 87 18-25

MOS integrated circuits; cf. CMOS integrated circuits; Microprocessors
Multiprocessing; cf. Microprocessors; Parallel processing

Parallel processing
MARS; multiprocessor-based microprogrammable accelerator for rapid simulation. Agrawal, Prathima, + , DT-M Oct 87 28-36
multipurpose parallelism for VLSI CAD on RP3 system. Darena, Frederic, + , DT-M Apr 87 29-37
panel discussion on point accelerators vs. general-purpose machines for electronic CAD (D&T Roundtable). DT-M Oct 87 46-51
parallel discrete-event simulation based on detection of causality relations among events. Nagiar, W., + , D-TM Dec 87 41-44
parallel processing for VLSI CAD (special issue). DT-M Oct 87 13-45
parallel processing for CAD applications (Special issue introduction). Tham, Kit Yoke, Guest Ed., DT-M Oct 87 13-17

Phase distortion; cf. Delay effects
Pipeline processing; cf. Array processing
Programmable logic arrays
inverter-free PLA testing and applications. Rajski, Janusz, + , D-TM Dec 87 22-29
Random-access memories
built-in self-testing RAM design using area-economical approach. Saluja, Kewal K., + , DT-M Feb 87 42-51
Self-testing
aliasing errors in signature analysis registers of self-testing networks. Williams, Thomas W., + , DT-M Apr 87 39-45
built-in self-testing RAM design using area-economical approach. Saluja, Kewal K., + , DT-M Feb 87 42-51
inverter-free PLA testing and applications. Rajski, Janusz, + , D-TM Dec 87 22-29
Sequential circuit fault diagnosis
scan design for sequential circuits using standard flip-flops. Reddy, Sudhakar M., + , DT-M Feb 87 52-54
Shift registers
aliasing errors in signature analysis registers of self-testing networks. Williams, Thomas W., + , DT-M Apr 87 39-45
Simulation; cf. Modeling/simulation
Special issues/sections
design automation. DT-M Feb 87 10-54
parallel processing for VLSI CAD. DT-M Oct 87 13-45
physical design of microprocessors. DT-M Jun 87 10-58
switch-level modeling and testing. DT-M Aug 87 15-49
test technology. DT-M Apr 87 44-54
Standards
proposal to change IEEE Computer Society publications’ practice for use of standard logic symbols to comply with IEEE standard (D&T Forum). McCluskey, Edward, DT-M Feb 87 6-7
† test and maintenance bus interoperability (D&T Standards). Avra, LaNae, DT-M Aug 87 60
State machines
iterative state-machine array (ISMA) for accelerated routing of VLSI circuits. Ryan, Thomas, + , DT-M Oct 87 38-45
Symbols
book review; A Practical Introduction to the New Logic Symbols (Krampel, I., 1985). Anderson, Ken, DT-M Feb 87 71
† proposal to change IEEE Computer Society publications’ practice for use of standard logic symbols to comply with IEEE standard (D&T Forum). McCluskey, Edward, DT-M Feb 87 6-7
Synchronization
timing accuracy concerns of current VLSI testers due to transmission-line mismatches. Barber, Mark R., + , DT-M Apr 87 22-30
Testing; cf. Automatic testing; Digital system testing; Integrated-circuit testing; Logic circuit testing; Memory testing; Self-testing
Transmission lines
timing accuracy concerns of current VLSI testers due to transmission-line mismatches. Barber, Mark R., + , DT-M Apr 87 22-30
Very large-scale integration
Flute, expert floor planner for full-custom VLSI design. Watanabe, Hiroyuki, + , DT-M Feb 87 32-41
iterative state-machine array (ISMA) for accelerated routing of VLSI circuits. Ryan, Thomas, + , DT-M Oct 87 38-45
parallel processing for VLSI CAD (special issue). DT-M Oct 87 13-45
parallel processing for CAD applications (Special issue introduction). Tham, Kit Yoke, Guest Ed., DT-M Oct 87 13-17
top-down layout for hierarchical custom VLSI design. Ueda, K., + , D-TM Dec 87 19-21
Very large-scale integration; cf. Integrated circuits; Modeling/simulation
Yield optimization
efficient spare-memory allocation algorithms for reconfigurable VLSI arrays. Kuo, Sy-Yen, + , DT-M Feb 87 24-31
+ Check author entry for coauthors
† Check author entry for subsequent corrections/comments

December 1987

63