The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (1987 vol. 4)
ISSN: 0740-7475
pp: 28-36
W.C. Fischer , AT&T Bell Laboratories
W.J. Dally , AT&T Bell Laboratories
H.V. Jagadish , AT&T Bell Laboratories
P. Agrawal , AT&T Bell Laboratories
A.S. Krishnakumar , AT&T Bell Laboratories
R. Tutundjian , AT&T Bell Laboratories
MARS, short for microprogrammable accelerator for rapid simulations, is a multiprocessor-based hardware accelerator that canefficiently implement a wide range of computationally complex algorithms. In addition to accelerating many graph-related problemsolutions, MARS is ideally suited for performing event-driven simulations of VLSI circuits. Its highly pipelined and parallelarchitecture yields a performance comparable to that of existing special-purpose hardware simulators. MARS has the added advantageof flexibility because its VLSI processors are custom-designed to be microprogrammable and reconfigurable. When programmedas a logic simulator, MARS should be able to achieve 1 million gate evaluations per second.
W.C. Fischer, W.J. Dally, H.V. Jagadish, P. Agrawal, A.S. Krishnakumar, R. Tutundjian, "MARS: A Multiprocessor-Based Programmable Accelerator", IEEE Design & Test of Computers, vol. 4, no. , pp. 28-36, September/October 1987, doi:10.1109/MDT.1987.295211
176 ms
(Ver 3.3 (11022016))