The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (1987 vol. 4)
ISSN: 0740-7475
pp: 18-25
John Hayes , University of Michigan
Switch-level modeling is a recently developed design and analysis methodology for MOS VLSI circuits. At the switch level,important features of MOS circuits can be directly modeled using a moderate number of discrete parameters, including switchstates, resistance, capacitance, and bidirectional signals. Switch-level models, provide more accurate behavioral and structuralinformation than gate-level logical models, while avoiding the high computational cost associated with analog electrical models.
John Hayes, "An Introduction to Switch-Level Modeling", IEEE Design & Test of Computers, vol. 4, no. , pp. 18-25, July/August 1987, doi:10.1109/MDT.1987.295145
80 ms
(Ver 3.3 (11022016))