**EDITORIAL BOARD**

Editor-in-chief: Vishwani Agrawal, AT&T Bell Labs, Rm. 2C-476  
600 Mountain Ave., Murray Hill, NJ 07974; (201) 582-4349

Technical Areas

**Physical Design:** Steve Kang, Univ. of Illinois  
Urbana, IL 61801; (217) 244-0557

**Synthesis and Verification:** Giovanni De Micheli  
Ctr. for Integrated Systems, Stanford Univ.  
Stanford, CA 94305; (415) 725-3632

**Built-in Self Test:** Richard Sedmak, Self Test Services  
6 Lindenwood Terr., Ambler, PA 19002; (215) 628-9700

**Test Generation/Evaluation:** Miron Abramovicz, AT&T  
1100 E. Warrenville Rd., Rm. 1W-245  
Naperville, IL 60566; (312) 979-7127

**Manufacturing Test:** Jack Arabian, DEC  
100 Minuteman Rd, Andover, MA 01810; (617) 689-1789

**Design for Testability:** Ray Mercer, Univ. of Texas  
Dept. of EE, Austin, TRX 78712; (512) 471-1804

**Tutorials:** Ken Anderson, Siemens RTL, 105 College Rd. E.,  
Princeton, NJ 08540; (609) 734-6550

**CAE:** Sanford S. Hirschorn Stratus Computers  
55 Fairbanks Blvd., Marlboro, MA 01752; (617) 460-2000

**Short Papers:** Sharad Seth, Univ. of Nebraska  
Dept. of CS, Lincoln, NE 68588; (402) 472-5003

International

**Far East:** Akihiko Yamada, NEC, MS MNT2500,  
4-12-35 Shibuya-ura Minato-ku  
Tokyo 108, Japan; (03) 456-7721

**Far East:** Hideo Fujinawa, Meiji Univ.  
Dept. of Elec. & Comm., 1-1-1 Higashi-mita  
Tama-ku Kawasaki 214, Japan; (44) 911-8181

**Europe:** Gordon Adshead, ICL, Wilnlock Way  
West Gorton, Manchester M12 SDR, UK; (44) 061-233-1301

**Europe:** Mariangiovanna Sami, Politecnico di Milano  
Dept. de Elettronica, Piazza Leonardo da Vinci 32  
20133 Milano, Italy; (39) 02-236-7241/5

Departments

**D&T Scene:** Marc Harrison, AT&T Info. Systems  
Rm. 2K-218, Crawfords Corner Rd., Holmdel, NJ 07733  
(201) 949-1779

**New Products—Design:** Dan Nash, Raytheon Missile Sys. Div.  
Hartwell Rd., Bedford, MA 01730; (617) 270-1619

**New Products—Test:** Robert Powers, Teradyne  
21255 Califa St., Woodland Hills, CA 91367; (818) 888-4850

**D&T Research:** Vishwani Agrawal (also EIC)

**D&T Standards:** Rod Tullio, AT&T Engr. Res. Ctr.  
PO. Box 900, Princeton, NJ 08540; (609) 639-2484

**Roundtable:** Chuck Radke, IBM, AR1, Rte. 52  
Hopewell Junction, NY 12533; (914) 892-3957

**Conferences:** Jerry Werner, MCC, 3500 Balcones Ctr.  
PO Box 200195, Austin, TX 78720; (512) 338-3519

**Book Reviews:** Robert Anderson, GenRad  
510 Cottonwood Dr., Milpitas, CA 95035; (408) 946-6960

**Newsletters**

**Design Automation TC:** Jere Sanborn, IBM, B19/901-4  
PO Box 390, Poughkeepsie, NY 12602; (914) 432-5193

**Test Technology TC:** Marc Harrison (also D&T Scene)

Member-at-Large

Gordon Padwick, Teradyne, 21255 Califa St.  
Woodland Hills, CA 91367; (818) 888-4850

*To submit materials: Send five copies of articles to V. Agrawal, five copies of short papers to S. Seth, and any department copy to the department editors.*

---

**IEEE Design & Test of Computers**

Published by the Computer Society

**JUNE 1987**

VOLUME 4 NUMBER 3

**ARTICLES**

10 GUEST EDITOR'S INTRODUCTION  
STEVE KANG

21 USING CAD TOOLS IN THE DESIGN OF CRISP  
DAVID R. DITZEL and ALAN D. BERENBAUM

Hierarchical design tools allowed a small team to build a 16-MIPS microprocessor and manage a pipelined implementation. Symbolic compaction, schematic macro expansion, and detailed functional simulation were key techniques.

32 DESIGNING THE MICRO/370  
H.H. CHAO, S. ONG, M. TSAI, FW. SHIH,  
K.W. LEWIS, J.Y.F. TANG, C.A. TREMPER, H.N. YU,  
P.E. MCCORMICK, C.V. DAVIS, JR., A.L. DIAMOND,  
T.J. MEIDE and J.C.L. HOU

Primary tasks in the design of this chip—the first System/370 microprocessor—were to reduce noise and to be able to change the design quickly, even at a late stage. A combination of customized and standard-cell approaches satisfied both requirements.

42 DESIGN AND TEST  
OF THE 80386  
PATRICK P. GELSINGER

Compatibility requirements, performance goals, and scheduled constraints made the 80386 a formidable design challenge. A combination of advanced CAD tools, design methodologies, and design for testability made it the most successful in Intel's history.

52 THE DESIGN OF DEDICATED 32-BIT PROCESSORS  
SHOJI HORIGUCHI, HIROSHI YOSHIMURA,  
MITSUYOSHI NAGATANI, and KENNOUSKE FUKAMI

In this design, NTT shows that a full CPU function can be successfully integrated into one chip using 1.3 µm rule CMOS technology. Plans are for a one-chip processor that combines microprocessor and mainframe architectures.

---

**SPECIAL FEATURE**

12 1987 DESIGN AUTOMATION  
CONFERENCE

Comments from the chairmen, Annotated Exhibitor List,  
Technical Sessions