Advances in CAD for VLSI

This book series, consisting of seven volumes, is a combined effort of sixty-eight specialists from all over the world. It includes up-to-date results and the latest developments, with a good balance between theory and practice. The series will be a comprehensive reference source for the specialist already working in areas of VLSI CAD, and a guide for the novice. Each volume is reasonably self-contained so that it can be read independently.

1 Process and Device Modeling
Volume Editor: W.L. Engl, Institut für Theoretische Elektrotechnik, Aachen, West Germany
In this volume emphasis is placed on the basics of modeling, the opening chapters being devoted to fundamental process and device modeling. The following chapters cover different aspects of device modeling and also bridge to process simulation on the one side, and circuit simulation on the other.

2 Logic Design and Simulation
Volume Editor: E. Hörbst, Siemens A.G., München, West Germany
This volume examines VLSI-oriented logic design, and CAD aspects of logic design. The future trends of these subjects are also covered, along with logic synthesis and Artificial Intelligence methods.

3 Circuit Analysis, Simulation and Design
Volume Editor: A.E. Ruehli, IBM Corporation, Yorktown Heights, NY, USA
This book in the series covers the areas of circuit analysis, simulation and design at the detailed transistor level.
 ISBN 0-444-87889-0 (part II)

4 Layout Design and Verification
Volume Editor: T. Ohtsuki, Waseda University, Tokyo, Japan
Distinguished from other CAD books, this volume is solely devoted to layout design and verification, a key part of the VLSI chip design process, and describes basic methods and technologies rather than particular CAD tools.

5 VLSI Testing
Volume Editor: T.W. Williams, IBM Corporation, Boulder, CO, USA
This book covers the broad spectrum of the testing problem. Its major areas are fault modeling, test generation, fault simulation, memory testing, design for testability measures, PLA testing and last, but certainly not least, test equipment.

6 Design Methodologies
Volume Editor: S. Goto, NEC Corporation, Kawasaki, Japan
This book aims to provide new efficient design methodologies developed by researchers prominent in the field.

7 Hardware Description Languages
Volume Editor: R.W. Hartenstein, University of Kaiserslautern, Kaiserslautern, FRG
This volume features a systematic description of the structure of the discipline, covering the fundamentals, history and recent research. The book emphasizes the significance of hardware description languages, and their potential applications in VLSI design.

For more information contact:
Ken Adams
Elsevier Science Publishing Co. Inc.
P.O. Box 1663, Grand Central Station
New York, NY, 10163
tel. (212)-9161009

outside the USA and Canada:
Marijke C. Price (Mrs)
North-Holland, P.O. Box 991,
1000 BZ Amsterdam, The Netherlands
tel. (0)20-5862467

NORTH-HOLLAND
(A Division of Elsevier Science Publishers B.V.)

NH/MICRO-ELEC/8KS/0929

Reader Service Number 1