Issue No. 01 - January/February (1985 vol. 2)
Todd Wagner , Intel
This article presents a hierarchical cell structure that has been Used successfully to improve the performance of Intel'sconnectivity verifier and design rule checker. A unique algorithm for performing design rule checks efficiently in a hierarchicalenvironment is discussed in detail. To undersize and oversize in a hierarchical environment without disrupting the cell structure,the definition of sizing must be changed so that geometries inside a cell and touching the cell boundaries do not pull awayand geometries outside the cell do not extend inside. There are also a few Pathologies?caused mostly by looking at only asmall portion of the layout, outside of the context where it is used. Nevertheless, careful use of hierarchical design candeliver order-of-magnitude improvements in layout checking runtime.
T. Wagner, "Hierarchical Layout Verification," in IEEE Design & Test of Computers, vol. 2, no. , pp. 31-37, 1985.