Issue No. 03 - March (2004 vol. 37)
Naresh R. Shanbhag , University of Illinois at Urbana-Champaign
<p>To increase processor performance, the microprocessor industry is scaling feature sizes into the deep submicron and sub-100-nanometer regime. The recent emergence of noise and the dramatic increase in process variations have raised serious questions about using nanometer process technologies to design reliable, low-power, high-performance computing systems.</p><p>The design and electronic design automation communities must work closely with the process engineering community to address these problems. Specifically, researchers must explore the tradeoffs between reliability and energy efficiency at the device, circuit, architectural, algorithmic, and system levels.</p>
N. R. Shanbhag, "Reliable and Efficient System-on-Chip Design," in Computer, vol. 37, no. , pp. 42-50, 2004.