The Community for Technology Leaders
Green Image
Issue No. 12 - December (2002 vol. 35)
ISSN: 0018-9162
pp: 29-34
Chris Rowen , Tensilica
<p>To remain competitive, system-on-chip designers must keep pace with silicon technology's rapid evolution. One approach to speeding development of megagate SoCs uses multiple micro-processor cores to perform much of the processing currently relegated to register-transfer-level (RTL) techniques. Although general-purpose embedded processors handle many tasks, they often lack the bandwidth needed to perform particularly complex jobs, such as audio and video processing. Hence the historic rise of RTL use in SoC design.</p><p>Developers can configure a new class of processor--extensible microprocessor cores--to bring the required amount and type of processing bandwidth to bear on many embedded tasks. Because these processors employ firmware instead of RTL-defined hardware for their control algorithm, designers can develop and verify processor-based task engines for many embedded SoC tasks more quickly and easily.</p>
Chris Rowen, "Reducing SoC Simulation and Development Time", Computer, vol. 35, no. , pp. 29-34, December 2002, doi:10.1109/MC.2002.1106176
90 ms
(Ver 3.3 (11022016))