Issue No. 01 - January (2002 vol. 35)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/2.976922
<p>Quantum computers offer the prospect of computation that scales exponentially with data size. Unfortunately, a single bit error can corrupt an exponential amount of data. Quantum mechanics can seem more suited to science fiction than system engineering, yet small quantum devices of 5 to 7 bits have been built in the laboratory, 100-bit devices are on the drawing table now, and emerging quantum technologies promise even greater scalability. Empirical studies of practical quantum architectures are just beginning to appear in the literature. Elementary architectural concepts are still lacking: How do we provide quantum storage, data paths, classical control circuits, parallelism, and system integration? And, crucially, how can we design architectures to reduce error-correction overhead? The authors describe a proposed architecture that uses code teleportation, quantum memory refresh units, dynamic compilation of quantum programs, and scalable error correction to achieve system- level efficiencies. They assert that their work indicates the underlying technology's reliability is crucial; practical architectures will require quantum technologies with error rates between 10 ?6 and 10 ?9 .</p>
I. L. Chuang, M. Oskin and F. T. Chong, "A Practical Architecture for Reliable Quantum Computers," in Computer, vol. 35, no. , pp. 79-87, 2002.