Issue No. 03 - March (2000 vol. 33)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/2.825696
<p>High-frequency design and instruction-level parallelism (ILP) are important for high-performance microprocessor implementations. The Binary-translation Optimized Architecture (BOA), an implementation of the IBM PowerPC family, combines binary translation with dynamic optimization. The authors use these techniques to simplify the hardware by bridging a semantic gap between the PowerPC's reduced instruction set and even simpler hardware primitives.</p> <p>Processors like the Pentium Pro and Power4 have tried to achieve high frequency and ILP by implementing a cracking scheme in hardware: An instruction decoder in the pipeline generates multiple micro-operations that can then be scheduled out of order. BOA relies on an alternative software approach to decompose complex operations and to generate schedules, and thus offers significant advantages over purely static compilation approaches. This article explains BOA's translation strategy, detailing system issues and architecture implementation.</p>
P. Ledak, E. R. Altman, D. Appenzeller, S. Sathaye and M. Gschwind, "Dynamic and Transparent Binary Translation," in Computer, vol. 33, no. , pp. 54-59, 2000.