Issue No. 02 - February (2000 vol. 33)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/2.820037
<p>Over the past two and a half decades, the computer industry has grown accustomed to the spectacular rate of increase in microprocessor performance. The industry accomplished this without fundamentally rewriting programs in parallel form, without changing algorithms or languages, and often without even recompiling programs. Instruction-level parallel processing achieves high performance without major changes to software. </p> <p>However, computers have thus far achieved this goal at the expense of tremendous hardware complexity--a complexity that has grown so large as to challenge the industry's ability to deliver ever-higher performance. The authors developed the Explicitly Parallel Instruction Computing (EPIC) style of architecture to enable higher levels of instruction-level parallelism without unacceptable hardware complexity. They focus on the broader concept of EPIC as embodied by HPL-PD (formerly known as HPL PlayDoh) architecture, which encompasses a large space of possible EPIC ISAs (instruction set architectures). In this article, the authors focus on HPL-PD because it represents the essence of the EPIC philosophy while avoiding the idiosyncracies of a specific ISA. </p>
M. S. Schlansker and B. R. Rau, "EPIC: Explicitly Parallel Instruction Computing," in Computer, vol. 33, no. , pp. 37-45, 2000.