The Community for Technology Leaders
Green Image
<p>The overall goals and major features of the directory architecture for shared memory (Dash) are presented. The fundamental premise behind the architecture is that it is possible to build a scalable high-performance machine with a single address space and coherent caches. The Dash architecture is scalable in that it achieves linear or near-linear performance growth as the number of processors increases from a few to a few thousand. This performance results from distributing the memory among processing nodes and using a network with scalable bandwidth to connect the nodes. The architecture allows shared data to be cached, significantly reducing the latency of memory accesses and yielding higher processor utilization and higher overall performance. A distributed directory-based protocol that provides cache coherence without compromising scalability is discussed in detail. The Dash prototype machine and the corresponding software support are described.</p>
Daniel Lenoski, Monica S. Lam, Kourosh Gharachorloo, Mark Horowitz, John Hennessy, Wolf-Dietrich Weber, James Laudon, Anoop Gupta, "The Stanford Dash Multiprocessor", Computer, vol. 25, no. , pp. 63-79, March 1992, doi:10.1109/2.121510
90 ms
(Ver 3.3 (11022016))