The Community for Technology Leaders
Green Image
<p>The necessity of finding alternatives to hardware-based cache coherence strategies for large-scale multiprocessor systems is discussed. Three different software-based strategies sharing the same goals and general approach are presented. They consist of a simple invalidation approach, a fast selective invalidation scheme, and a version control scheme. The strategies are suitable for shared-memory multiprocessor systems with interconnection networks and a large number of processors. Results of trace driven simulations conducted on numerical benchmark routines to compare the performance of the three schemes are presented.</p>

H. Cheong and A. V. Veidenbaum, "Compiler-Directed Cache Management in Multiprocessors," in Computer, vol. 23, no. , pp. 39-47, 1990.
84 ms
(Ver 3.3 (11022016))