Issue No. 04 - April (1974 vol. 7)
E. G. Ulrich , GTE Laboratories Inc.
T. Baker , GTE Laboratories Inc.
Test patterns for testing digital circuits are usually checked on a test verification program to determine if all or most of the possible faults will be detected. Historically, such a test verification program would be accomplished with many simulations: one for each possible fault.
E. G. Ulrich and T. Baker, "Concurrent simulation of nearly identical digital networks," in Computer, vol. 7, no. , pp. 39-44, 1974.