**SCOPE**

IEEE Computer Architecture Letters is a rigorously peer-reviewed forum for publishing early, high-impact results in the areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing. Submissions are welcomed on any topic in computer architecture, especially but not limited to: microprocessor and multiprocessor systems, microarchitecture and ILP processors, workload characterization, performance evaluation and simulation techniques, compiler-hardware and operating system hardware interactions, interconnect architectures, memory and cache systems, power and thermal issues at the architecture level, I/O architectures and techniques, independent validation of previously published results, analysis of unsuccessful techniques, domain-specific processor architectures (e.g., embedded, graphics, network, etc.), real-time and high-availability architectures, reconfigurable systems.

**CONCURRENT SUBMISSION & ORIGINALITY OF WORK**

Submissions to CAL must consist of original work that has not been previously published nor is currently under review elsewhere. Concurrent submission to CAL and other publications is viewed as a serious breach of ethics and, if detected, will result in immediate rejection of the submission. Contributions beyond prior work must be clearly articulated. However, due to the short format, we expect that publication in CAL should not preclude later publication in top-quality conferences or full-length journals.

**CONTACT INFORMATION**

For questions, please send e-mail to tcal@computer.org.

IEEE prohibits discrimination, harassment, and bullying. For more information, visit the IEEE website at www.ieee.org/aboutus/acton/policies/pj-3.html.