The Community for Technology Leaders
RSS Icon
Issue No.02 - July-Dec. (2013 vol.12)
pp: 47-50
Hanjoon Kim , KAIST, Daejeon
Yonggon Kim , KAIST, Daejeon
John Kim , KAIST, Daejeon
Bufferless on-chip networks are an alternative type of on-chip network organization that can improve the cost-efficiency of an on-chip network by removing router input buffers. However, bufferless on-chip network performance degrades at high load because of the increased network contention and large number of deflected packets. The energy benefit of bufferless network is also reduced because of the increased deflection. In this work, we propose a novel flow control for bufferless on-chip networks in high-throughput manycore accelerator architectures to reduce the impact of deflection routing. By using a clumsy flow control (CFC), instead of the per-hop flow control that is commonly used in buffered on-chip networks, we are able to reduce the amount of deflection by up to 92% on high-throughput workloads. As a result, on average, CFC can approximately match the performance of a baseline buffered router while reducing the energy consumption by approximately 39%.
Computer architecture, Multiprocessing systems, Parallel architectures, System-on-chip, Data processing,Parallel Architectures, On-chip interconnection networks, Computer Systems Organization, Processor Architectures, Multiple Data Stream Architectures (Multiprocessors), Interconnection architectures, Computer Systems Organization, Processor Architectures
Hanjoon Kim, Yonggon Kim, John Kim, "Clumsy Flow Control for High-Throughput Bufferless On-Chip Networks", IEEE Computer Architecture Letters, vol.12, no. 2, pp. 47-50, July-Dec. 2013, doi:10.1109/L-CA.2012.22
1. A. Bakhoda, et al. “Throughput-Effective On-Chip Networks for Manycore Accelerators,” in MICRO, pages 421–432, Dec. 2010.
2. A. Bakhoda, et al.“Analyzing CUDA workloads using a detailed GPU simulator”. ISPASS, pages 163–174, Apr 2009.
3. S. Che, et al.“Rodinia: A benchmark suite for heterogeneous computing,” in IISWC, pages 86–97, Oct 2009.
4. W. J. Dally,B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA: Morgan Kaufmann, 2004.
5. C. Fallin, et al.“CHIPPER: A low-complexity bufferless deflection router,” in HPCA, pages 144–155, Feb 2011.
6. C. Fallin, et al.“MinBD: A Minimally-Buffered Deflection Router Approaching Conventional Buffered-Router Performance,” in NOCS May 2012
7. C. Gomez, et al.“Reducing packet dropping in a bufferless NoC,” in Euro-Par, pages 899–909, Aug 2008.
8. M. Hayenga, et al.“SCARAB: a single cycle adaptive routing and bufferless network,” in MICRO, pages 244–254, Dec 2009.
9. A. Kahng, et al.“ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,” in DATE'09
10. G. Michelogiannakis, et al.“Evaluating bufferless flow control for on-chip networks,” in NOCS May 2010
11. T. Moscibroda,O. Mutlu, “A case for bufferless routing in on-chip networks,” in ISCA, pages 196–207, June 2009.
12. NVIDIA Corporation. NVIDIA CUDA SDK code samples. http://developer.nvidia.comcuda-downloads
13. G. Nychis, et al.“Next generation on-chip networks: what kind of congestion control do we need”. in Proceedings of the Ninth ACM SIGCOMM Workshop on Hot Topics in Networks, Oct 2010.
14. U. Y. Ogras,R. Marculescu, “Prediction-based flow control for Network-on-Chip traffic,” in DAC, pages 839–844, July 2006.
15. Parboil Benchmark http://impact.crhc.illinois.eduparboil.php
785 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool