The Community for Technology Leaders
RSS Icon
Issue No.02 - July-Dec. (2012 vol.11)
pp: 45-48
Timothy N. Miller , The Ohio State University, Columbus
Renji Thomas , The Ohio State University, Columbus
Radu Teodorescu , The Ohio State University, Columbus
Energy efficiency is a primary concern for microprocessor designers. One very effective approach to improving processor energy efficiency is to lower its supply voltage to very near to the transistor threshold voltage. This reduces power consumption dramatically, improving energy efficiency by an order of magnitude. Low voltage operation, however, increases the effects of parameter variation resulting in significant frequency heterogeneity between (and within) otherwise identical cores. This heterogeneity severely limits the maximum frequency of the entire CMP. We present a combination of techniques aimed at reducing the effects of variation on the performance and energy efficiency of near-threshold, many-core CMPs. Dual Voltage Rail (DVR), mitigates core-to-core variation with a dual-rail power delivery system that allows post-manufacturing assignment of different supply voltages to individual cores. This speeds up slow cores by assigning them to a higher voltage and saves power on fast cores by assigning them to a lower voltage. Half-Speed Unit (HSU) mitigates within-core variation by halving the frequency of select functional blocks with the goal of boosting the frequency of individual cores, thus raising the frequency ceiling for the entire CMP. Together, these variation-reduction techniques result in almost 50% improvement in CMP performance for the same power consumption over a mix of workloads.
Energy efficiency, Power demand, Computer architecture, Threshold voltage, Multiprocessing systems, Benchmark testing, process variation, Rails, Power demand, Computer architecture, Threshold voltage, Clocks, Delay, Benchmark testing, chip multiprocessors, Energy efficiency, near-threshold voltage
Timothy N. Miller, Renji Thomas, Radu Teodorescu, "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units", IEEE Computer Architecture Letters, vol.11, no. 2, pp. 45-48, July-Dec. 2012, doi:10.1109/L-CA.2011.36
1. R. Dreslinski,M. Wieckowski,D. Blaauw,D. Sylvester,, and T. Mudge,“Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits,” Proceedings of the IEEE, volume 98, no. 2, pp. 253-266, February 2010.
2. R. Dreslinski,“Near threshold computing: From single core to many-core energy efficient architectures,” Ph.D. dissertation, The University of Michigan, 2011.
3. “International Technology Roadmap for Semiconductors (2009)”.
4. H. Jiang and M. Marek-Sadowska,“Power gating scheduling for power/ground noise reduction,” in Design Automation Conference, 2008, pp. 980-985.
5. S. Kulkarni,A. Srivastava,, and D. Sylvester,“A new algorithm for improved VDD assignment in low power dual VDD systems,” in International Symposium on Low Power Electronics and Design, May 2004, pp. 200-205.
6. X. Liang,G.-Y. Wei,, and D. Brooks,“Revival: A variation-tolerant architecture using voltage interpolation and variable latency,” IEEE Micro, volume 29, no. 1, pp. 127-138, 2009.
7. D. Marculescu and E. Talpes,“Variability and energy awareness: A microarchitecture-level perspective,” in Design Automation Conference, June 2005, pp. 11-16.
8. D. Markovic,C. Wang,L. Alarcon,T.-T. Liu,, and J. Rabaey,“Ultralow-power design in near-threshold region,” Proceedings of the IEEE, volume 98, no. 2, pp. 237-252, February 2010.
9. R. McGowen,C. Poirier,C. Bostak,J. Ignowski,M. Millican,W. Parks,, and S. Naffziger,“Power and temperature control on a 90-nm Itanium family processor,” Journal of Solid-State Circuits, volume 41, no. 1, pp. 229-237, January 2006.
10. T. Miller,J. Dinan,R. Thomas,B. Adcock,, and R. Teodorescu,“Parichute: Generalized turbocode-based error correction for near-threshold caches,” in International Symposium on Microarchitecture, 2010, pp. 351-362.
11. T. Miller,R. Thomas,, and R. Teodorescu,“Mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed stages,” in Workshop on Energy-Efficient Design, in conjunction with ISCA, 2011.
12. J. Renau,B. Fraguela,J. Tuck,W. Liu,M. Prvulovic,L. Ceze,K. Strauss,S. Sarangi,P. Sack,, and P. Montesinos,“SESC Simulator,” January 2005, http:/
13. S. R. Sarangi,B. Greskamp,R. Teodorescu,J. Nakano,A. Tiwari,, and J. Torrellas,“VARIUS: A model of parameter variation and resulting timing errors for microarchitects,” IEEE Transactions on Semiconductor Manufacturing, volume 21, no. 1, pp. 3-13, February 2008.
14. R. Teodorescu,J. Nakano,A. Tiwari,, and J. Torrellas,“Mitigating parameter variation with dynamic fine-grain body biasing,” in International Symposium on Microarchitecture, December 2007, pp. 27-39.
15. J. Torrellas,“Architectures for extreme-scale computing,” IEEE Computer, volume 42, pp. 28-35, November 2009.
28 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool