The Community for Technology Leaders
RSS Icon
Issue No.01 - Jan.-June (2012 vol.11)
pp: 17-20
Ian Finlayson , Florida State University, Tallahassee
Gang-Ryung Uh , Boise State University, Boise
David Whalley , Florida State University, Tallahassee
Gary Tyson , Florida State University, Tallahassee
A new generation of mobile applications requires reduced energy consumption without sacrificing execution performance. In this paper, we propose to respond to these conflicting demands with an innovative statically pipelined processor supported by an optimizing compiler. The central idea of the approach is that the control during each cycle for each portion of the processor is explicitly represented in each instruction. Thus the pipelining is in effect statically determined by the compiler. The benefits of this approach include simpler hardware and that it allows the compiler to perform optimizations that are not possible on traditional architectures. The initial results indicate that static pipelining can significantly reduce power consumption without adversely affecting performance.
General, Pipeline processors
Ian Finlayson, Gang-Ryung Uh, David Whalley, Gary Tyson, "An Overview of Static Pipelining", IEEE Computer Architecture Letters, vol.11, no. 1, pp. 17-20, Jan.-June 2012, doi:10.1109/L-CA.2011.26
1. K. Asanovic,M. Hampton,R. Krashinsky,, and E. Witchel,"Energy-Exposed Instruction Sets," Power Aware Computing.
2. T. Austin,E. Larson,, and D. Ernst,"SimpleScalar: An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, 2002.
3. M. Benitez and J. Davidson,"A Portable Global Optimizer and Linker," ACM SIGPLAN Notices, vol. 23, no. 7, pp. 329-338, 1988.
4. D. Cho,R. Ayyagari,G. Uh,, and Y. Paek,"Preprocessing Strategy for Effective Modulo Scheduling on Multi-Issue Digital Signal Processors," in Proceedings of the 16th International Conference on Compiler Constructions, Braga, Portugal, 2007.
5. H. Corporaal and M. Arnold,"Using Transport Triggered Architectures for Embedded Processor Design," Integrated Computer-Aided Engineering, vol. 5, no. 1, pp. 19-38, 1998.
6. I. Finlayson,G. Uh,D. Whalley,, and G. Tyson,"Improving Low Power Processor Efficiency with Static Pipelining," in 15th Workshop on Interaction between Compilers and Computer Architectures.
7. J. Fisher,"VLIW Machine: A Multiprocessor for Compiling Scientific Code." Computer, vol. 17, no. 7, pp. 45-53, 1984.
8. M. Guthaus,J. Ringenberg,D. Ernst,T. Austin,T. Mudge,, and R. Brown,"MiBench: A Free, Commercially Representative Embedded Benchmark Suite," in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on. IEEE, 2002, pp. 3-14.
9. A. Kalambur and M. Irwin,"An Extended Addressing Mode for Low Power," in Proceedings of the 1997 international symposium on Low power electronics and design. ACM, 1997, pp. 208-213.
10. M. Reshadi,B. Gorjiara,, and D. Gajski,"Utilizing Horizontal and Vertical Parallelism with a No-Instruction-Set Compiler for Custom Datapaths," in ICCD '05: Proceedings of the 2005 International Conference on Computer Design. Washington, DC, USA: IEEE Computer Society, 2005, pp. 69-76.
11. J. Scott,L. Lee,J. Arends,, and B. Moyer,"Designing the Low-Power MCORE TM Architecture," in Power Driven Microarchitecture Workshop. Citeseer, 1998, pp. 145-150.
12. M. Thuresson,M. Sjalander,M. Bjork,L. Svensson,P. Larsson-Edefors,, and P. Stenstrom,"Flexcore: Utilizing Exposed Datapath Control for Efficient Computing," Journal of Signal Processing Systems, vol. 57, no. 1, pp. 5-19, 2009.
13. M. Wilkes and J. Stringer,"Micro-Programming and the Design of the Control Circuits in an Electronic Digital Computer," in Mathematical Proceedings of the Cambridge Philosophical Society, vol. 49, no. 02. Cambridge Univ Press, 1953, pp. 230-238.
14. V. Zivojnovic,J. VELARDE,, and G. SCHL,"C. 1994. DSPstone: A DSP-Oriented Benchmarking Methodology," in Proceedings of the Fifth International Conference on Signal Processing Applications and Technology (Oct.).
30 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool