Issue No. 01 - January-June (2011 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.6
Xiaoqun Wang , Harbin Institute of Technology, Harbin
Zhenzhou Ji , Harbin Institute of Technology, Harbin
Chen Fu , Harbin Institute of Technology, Harbin
Mingzeng Hu , Harbin Institute of Technology, Harbin
Hardware Transactional Memory (HTM) is a promising Transactional Memory (TM) implementation because of its strong atomicity and high performance. Unfortunately, most contention management approaches in HTMs are dedicated to specific transaction conflict scenarios and it is hard to choose a universal strategy for different workloads. In addition, HTM performance degrades sharply when there are severe transaction conflicts. In this paper, we present a Global Contention Management Scheme (GCMS) to resolve severe transaction conflicts in HTMs. Our scheme depends on a Deadlock and Livelock Detection Mechanism (DLDM) and a Global Contention Manager (GCM) to resolve severe transaction conflicts. This scheme is orthogonal to the rest of the contention management policies. We have incorporated GCMS into different HTMs and compared the performance of the enhanced systems with that of the original HTMs with the STAMP benchmark suite. The results demonstrate that the performance of the enhanced HTMs is improved.
Concurrent Programming, Multi-core/single-chip multiprocessors
M. Hu, Z. Ji, X. Wang and C. Fu, "GCMS: A Global Contention Management Scheme in Hardware Transactional Memory," in IEEE Computer Architecture Letters, vol. 10, no. , pp. 24-27, 2011.