Issue No. 02 - July-December (2007 vol. 6)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.8
Joseph Zambreno , IEEE
Alok Choudhary , IEEE
Serkan Ozdemir , IEEE
Gokhan Memik , IEEE
Abhishek Das , IEEE
As transistor feature sizes continue to shrink intothe sub-90nm range and beyond, the effects of process variationson critical path delay and chip yields have amplified. A commonconcept to remedy the effects of variation is speed-binning, bywhich chips from a single batch are rated by a discrete range offrequencies and sold at different prices. In this paper, we discussstrategies to modify the number of chips in different bins andhence enhance the profits obtained from them. Particularly, wepropose a scheme that introduces a small Substitute Cacheassociated with each cache way to replicate the data elementsthat will be stored in the high latency lines. Assuming a fixedpricing model, this method increases the revenue by as much as 13.8% without any impact on the performance of the chips.
Computer Architecture, Cache Memories, Process Variations, Fault-tolerant Computing.
Joseph Zambreno, Alok Choudhary, Serkan Ozdemir, Gokhan Memik, Abhishek Das, "Microarchitectures for Managing Chip Revenues under Process Variations", IEEE Computer Architecture Letters, vol. 6, no. , pp. 29-32, July-December 2007, doi:10.1109/L-CA.2007.8