CS Store Search
Displaying 1-5 out of 5 total
High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity
IEEE Computer Architecture Letters
By Xun Jian,John Sartori,Henry Duwe,Rakesh Kumar
Issue Date:July 2013
It is well-known that a significant fraction of server power is consumed in memory; this is especially the case for servers with chipkill correct memories. We propose a new chipkill correct memory organization that decouples correction of errors due to loc...
Adaptive Reliability Chipkill Correct (ARCC)
2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
By Xun Jian,Rakesh Kumar
Issue Date:February 2013
Chipkill correct is an advanced type of error correction in memory that is popular among servers. Large field studies of memories have shown that chipkill correct reduces uncorrectable error rate by 4X  to 36X  compared to SECDED. Currently, there ...
Analyzing Reliability of Memory Sub-systems with Double-Chipkill Detect/Correct
2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing (PRDC)
By Xun Jian,Nathan DeBardeleben,Sean Blanchard,Vilas Sridharan,Rakesh Kumar
Issue Date:December 2013
Chip kill correct is an advanced type of error correction used in memory sub-systems. Existing analytical approaches for modeling the reliability of memory sub-systems with chipkillcorrect are limited to those with chip kill-correct solutions that guarante...
Improving query translation for cross-language information retrieval using statistical models
Proceedings of the 24th annual international ACM SIGIR conference on Research and development in information retrieval (SIGIR '01)
By Changning Huang, Endong Xun, Jian Zhang, Jian-Yun Nie, Jianfeng Gao, Ming Zhou
Issue Date:September 2001
Dictionaries have often been used for query translation in cross-language information retrieval (CLIR). However, we are faced with the problem of translation ambiguity, i.e. multiple translations are stored in a dictionary for a word. In addition, a word-b...
Low-power, low-storage-overhead chipkill correct via multi-line error correction
Found in: Proceedings of SC13: International Conference for High Performance Computing, Networking, Storage and Analysis (SC '13)
By Henry Duwe, Rakesh Kumar, Vilas Sridharan, Xun Jian, John Sartori
Issue Date:November 2013
Due to their large memory capacities, many modern servers require chipkill correct, an advanced type of memory error detection and correction, to meet their reliability requirements. However, existing chipkill-correct solutions incur high power or storage ...
Original Search Engine
Need a Web Account?
Become a Member
This site and all contents (unless otherwise noted) are Copyright ©2008, IEEE, Inc. All rights reserved.