Search For:

Displaying 1-3 out of 3 total
Fault tolerance of decomposed PLAs
Found in: IEEE East-West Design & Test Symposium (EWDTS 2010)
By O Keren,I Levin
Issue Date:September 2010
pp. 86-91
The paper deals with the fault tolerance of finite state machines (FSMs) implemented by nanoelectronic programmable logic arrays (PLAs). The paper studies a fault tolerant nano-PLA structure, which is based on implementing an initial FSM in a form of three...
 
Designing fault tolerant FSM by nano-PLA
Found in: On-Line Testing Symposium, IEEE International
By S. Baranov, I. Levin, O. Keren, M. Karpovsky
Issue Date:June 2009
pp. 229-234
The paper deals with designing fault tolerant finite state machines (FSMs) by nanoelectronic programmable logic arrays (PLAs). Two main critical parameters of the fault tolerant nano-PLAs, the area and the number of crosspoint devices, are considered as op...
 
Detection of Trojan HW by using hidden information on the system
Found in: On-Line Testing Symposium, IEEE International
By O. Keren,I. Levin,V. Sinelnikov
Issue Date:July 2011
pp. 192-193
A Trojan horse is a malicious altering of hardware specification or implementation in such a way that its functionality is altered under a set of conditions defined by the attacker. The paper presents a technique for designing secure systems that can detec...
 
 1