Search For:

Displaying 1-15 out of 15 total
THEMIS: A Mutually Verifiable Billing System for the Cloud Computing Environment
Found in: IEEE Transactions on Services Computing
By Ki-Woong Park,Jaesun Han,JaeWoong Chung,Kyu Ho Park
Issue Date:July 2013
pp. 300-313
With the widespread adoption of cloud computing, the ability to record and account for the usage of cloud resources in a credible and verifiable way has become critical for cloud service providers and users alike. The success of such a billing system depen...
 
ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory
Found in: Microarchitecture, IEEE/ACM International Symposium on
By Jaewoong Chung, Luke Yen, Stephan Diestelhorst, Martin Pohlack, Michael Hohmuth, David Christie, Dan Grossman
Issue Date:December 2010
pp. 39-50
Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically executes speculative accesses in the region. Five new instructions are added to ...
 
Transactional Memory: The Hardware-Software Interface
Found in: IEEE Micro
By Austen McDonald, Brian D. Carlstrom, JaeWoong Chung, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun
Issue Date:January 2007
pp. 67-76
This comprehensive architecture supports nested transactions, transaction handling, and two-phase commit. The result is a seamless integration of transactional memory with modern programming languages and runtime environments.
 
Architectural Semantics for Practical Transactional Memory
Found in: Computer Architecture, International Symposium on
By Austen McDonald, JaeWoong Chung, Brian D. Carlstrom, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun
Issue Date:June 2006
pp. 53-65
Transactional Memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Thus far, TM systems have focused on implementing transactional state buffering and conflict resolution. Missing is a robust hardware/software int...
 
Characterization of TCC on Chip-Multiprocessors
Found in: Parallel Architectures and Compilation Techniques, International Conference on
By Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Brian D. Carlstrom, Lance Hammond, Christos Kozyrakis, Kunle Olukotun
Issue Date:September 2005
pp. 63-74
<p>Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of parallel work, synchronization, coherence, and consistency. TCC has th...
 
Efficient Fine-Grain Sharing Support for Software DSMs Through Segmentation
Found in: Parallel and Distributed Processing Symposium, International
By Yangwoo Roh, Jaewoong Chung, Cheol Ho Park, Daeyeon Park
Issue Date:April 2001
pp. 10064
Providing variable granularities is an attractive way to achieve good speedups for various classes of parallel applications. A few systems achieve this goal by instrumenting an application with the checking code for the state of shared data. Although these...
 
Extended Synchronous Dataflow for Efficient DSP System Prototyping
Found in: Rapid System Prototyping, IEEE International Workshop on
By Chanik Park, Jaewoong Chung, Soonhoi Ha
Issue Date:June 1999
pp. 196
Though dataflow graph has been a successful input specification language for DSP system prototyping, lack of support for global states makes it unsuitable to some important applications that need global states for efficient implementation. In this paper, w...
 
Towards soft optimization techniques for parallel cognitive applications
Found in: Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures (SPAA '07)
By Chi Cao Minh, Christos Kozyrakis, JaeWoong Chung, Kunle Olukotun, Woongki Baek
Issue Date:June 2207
pp. 59-60
The Cell Broadband Engine™ is a new heterogeneous multi-core processor from IBM, Sony, and Toshiba. It contains eight co-processors, called Synergistic Processing Elements (SPEs), which operate directly on distinct 256 KB local stores, and also have ...
     
Ased: availability, security, and debugging support usingtransactional memory
Found in: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures (SPAA '08)
By Christos Kozyrakis, JaeWoong Chung, Jiwon Seo, Kunle Olukotun, Nathan Grasso Bronson, Woongki Baek
Issue Date:June 2008
pp. 13-14
We propose ASeD that uses the hardware resources of transactional memory systems for non transactional memory purpose. We show that the hardware components for register checkpointing, data versioning, and conflict detection can be reused as basic building ...
     
Improving software concurrency with hardware-assisted memory snapshot
Found in: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures (SPAA '08)
By Austen McDonald, Chi CaoMinh, Christos Kozyrakis, JaeWoong Chung, Jiwon Seo, Kunle Olukotun, Woongki Baek
Issue Date:June 2008
pp. 13-14
We propose a hardware-assisted memory snapshot to improve software concurrency. It is built on top of the hardware resources for transactional memory and allows for easy development of system software modules such as concurrent garbage collector and dynami...
     
An effective hybrid transactional memory system with strong isolation guarantees
Found in: Proceedings of the 34th annual international symposium on Computer architecture (ISCA '07)
By Austen McDonald, Chi Cao Minh, Christos Kozyrakis, JaeWoong Chung, Jared Casper, Kunle Olukotun, Martin Trautmann, Nathan Bronson
Issue Date:June 2007
pp. 69-80
We propose signature-accelerated transactional memory (SigTM), ahybrid TM system that reduces the overhead of software transactions. SigTM uses hardware signatures to track the read-set and write-set forpending transactions and perform conflict detection b...
     
Tradeoffs in transactional memory virtualization
Found in: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems (ASPLOS-XII)
By Austen McDonald, Brian D. Carlstrom, Chi Cao Minh, Christos Kozyrakis, Hassan Chafi, JaeWoong Chung, Kunle Olukotun, Travis Skare
Issue Date:October 2006
pp. 109-es
For transactional memory (TM) to achieve widespread acceptance, transactions should not be limited to the physical resources of any specific hardware implementation. TM systems should guarantee correct execution even when transactions exceed scheduling qua...
     
The Atomos transactional programming language
Found in: Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation (PLDI '06)
By Austen McDonald, Brian D. Carlstrom, Chi Cao Minh, Christos Kozyrakis, Hassan Chafi, JaeWoong Chung, Kunle Olukotun
Issue Date:June 2006
pp. 160-169
Atomos is the first programming language with implicit transactions, strong atomicity, and a scalable multiprocessor implementation. Atomos is derived from Java, but replaces its synchronization and conditional waiting constructs with simpler transactional...
     
Boosting superpage utilization with the shadow memory and the partial-subblock TLB
Found in: Proceedings of the 14th international conference on Supercomputing (ICS '00)
By Byeong Hag Seong, Cheol Ho Park, Daeyeon Park, JaeWoong Chung, YangWoo Roh
Issue Date:May 2000
pp. 187-195
While superpage is an efficient solution to increase TLB reach, its limited flexibility for address mapping is still a hard issue. Our proposed mechanism has been developed for taking advantage of two previous approaches which resolve the issue partially: ...
     
Fast memory snapshot for concurrent programmingwithout synchronization
Found in: Proceedings of the 23rd international conference on Supercomputing (ICS '09)
By Christos Kozyrakis, Jaewoong chung, Woongki Baek
Issue Date:June 2009
pp. 1-1
The industry-wide turn toward chip-multiprocessors (CMPs) provides an increasing amount of parallel resources for commodity systems. However, it is still difficult to harness the available parallelism in user applications and system software code. We propo...
     
 1