CS Store Search
Displaying 1-2 out of 2 total
Mapping N-Port Memory with Dual-Port Array
Computer Science and Information Engineering, World Congress on
By Gu Yijun, Wang Zuo
Issue Date:April 2009
It has become clear that on-chip storage is criticalfor most applications on FPGAs. In order to utilize onchip storage efficiently, scholars have done some researches on implementing user memory models with embedded single-port and dual-port arrays. Their ...
A Hierarchical Architecture of N-Port Memory Based on FPGA
Convergence Information Technology, International Conference on
By Wang Zuo,Gu Yijun
Issue Date:November 2007
As FPGAs grow in logic capacity, they are being used to implement entire systems which require large amount of storage. Most commercial devices implement on-chip storage by providing several large arrays embedded into the FPGA. Scholars have done some rese...
Original Search Engine
Need a Web Account?
Become a Member
This site and all contents (unless otherwise noted) are Copyright ©2008, IEEE, Inc. All rights reserved.